PTO/SB/064 (10-01)
Approved for use through 10/31/2002, OAB 551-0031
US Pasert \$ 11 idented botto: U S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Complete if Known Substitute for form 1449A/PTO INFORMATION DISCLOSURE 10/643,741 **Application Number** STATEMENT BY APPLICANT August 18, 2003 Filing Date Scott, Steven **First Named Inventor** 2153 2185 **Group Art Unit** Sarla **Examiner Name** Unknown\_ Attorney Docket No: 1376.733US1

Ţ.			US PA	TENT DOCUMENTS	S		
Exami Initia		USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
1	5	US-4,771,391	09/13/1988	Blasbalg, Herman	364	514	07/21/1986
	-1	US-4,868,818	09/19/1989	Madan, Herb S., et al.	371	11	10/29/1987
		US-4,933,933	06/12/1990	Dally, William J., et al.	370	60	12/19/1986
		US-5,008,882	04/16/1991	Peterson, , et al.	370	943	08/17/1987
		US-5,031,211	07/09/1991	Nagai, Yasuhiro , et al.	379	221	02/01/1990
		US-5,036,459	07/30/1991	Den Haan, Petrus A., et al.	364	200	03/09/1989
		US-5,105,424	04/14/1992	Flaig, Charles M., et al.	370	941	06/02/1988
		US-5,157,692	10/20/1992	Horie, Takeshi, et al.	375	38	03/20/1990
		US-5,161,156	11/03/1992	Baum, Richard I., et al.	371	7	02/02/1990
		US-5,170,482	12/08/1992	Shu, Renben, et al.	395	800	02/13/1991
		US-5,175,733	12/29/1992	Nugent, Steven F.	370	94	12/27/1990
		US-5,218,601	06/08/1993	Chujo, Takafumi , et al.	370	16	12/20/1990
		US-5,218,676	06/08/1993	Ben-ayed, Mondher, et al.	395	200	01/08/1990
		US-5,239,545	08/24/1993	Buchholz, Dale R.	370	95.3	11/05/1990
		US-5,276,899	01/04/1994	Neches, Philip M.	395	800	08/10/1990
		US-5,280,474	01/18/1994	Nickolls, John R., et al.	370	60	01/05/1990
П		US-5,313,628	05/17/1994	Mendelsohn, Noah R., et al.	395	575	12/30/1991
		US-5,313,645	05/17/1994	Rolfe, David B.	395	800	05/13/1991
$\Box$		US-5,331,631	07/19/1994	Teraslinna, Kari T.	370	60	03/16/1993
		US-5,333,279	07/26/1994	Dunning, Dave	395	325	06/01/1992
П		US-5,341,504	08/23/1994	Mori, Kinji , et al.	395	800	03/01/1990
		US-5,347,450	09/13/1994	Nugent, Steven F.	395	200	08/19/1993
		US-5,353,283	10/04/1994	Tsuchiya, Paul F.	370	60	05/28/1993
		US-5,365,228	11/15/1994	Childs, Philip L., et al.	340	825.8	08/21/1991
		US-5,434,995	07/18/1995	Oberlin, Steven M., et al.	395	550	12/10/1993
		US-5,440,547	08/08/1995	Easki, Hiroshi, et al.	370	60	01/05/1994
M		US-5,517,497	05/14/1996	LeBoudec, Jean- Yves , et al.	370	60.1	03/21/1995
1	5,	US-5,546,549	08/13/1996	Barrett, Linda, et al.	395	309	06/01/1994
			7				

DATE CONSIDERED **EXAMINER** 

Substitute for form 1449A/PTO	Complete if Known				
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/643,741			
(Use as many sheets as necessary)	Filing Date	August 18, 2003			
	First Named Inventor	Scott, Steven			
	Group Art Unit	2153 2185			
·	Examiner Name	Unknown Angen Saule			
Sheet 2 of 4	Attorney Docket No: 1	1376.733US1			

	3	US-5,548,639	08/20/1996	Ogura, Takao , et al.	379	221	10/22/1992
1	1	US-5,550,589	08/27/1996	Shiojiri, Hiroshisa , et al.	348	387	11/04/1994
	,	US-5,555,542	09/10/1996	Ogura, Takao , et al.	370	94.1	01/11/1996
	15,	US-RE28,577	10/21/1975	Schmidt, William G.	179	15 BA	11/21/1973

		FOREIGN PATEN	IT DOCUMENTS			
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Τ²
115	EP-0353819A2	02/07/1990	Gupta, Rajiv , et al.	G06F	9/46	
N //	EP-0473452A2	03/04/1992	Duerrschmid, O., et al.	G06F	9/46	
	EP-0475282A2	03/18/1992	Kametani, Masatusugu	G06F	9/46	
	EP-0501524A2	09/02/1992	Hillis, Daniel W., et al.	G06F	15/16	
_	EP-0570729A2	11/24/1993	Collins, Clive A., et al.	G06F	15/16	
	WO-87/01750A1	03/26/1987	Anderson, S.	E04B	1/94	
	WO-88/08652A1	11/03/1988	Hillis, D. W., et al.	H04J	3/26	
	WO-95/16236A1	06/15/1995	Oberlin, Steven M., et al.	G06F	9/46	
V	WO-96/10283A1	04/04/1996	Bonner, J.	H02 H	3/087	
1.5.	WO-96/32681A1	10/17/1996	Thorson, Gregory M., et al.	G06F	15/16	

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No '	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
15.		"Deadlock-Free Routing Schemes on Multistage Interconnection Networks", IBM Technical Disclosure Bulletin, 35, (December, 1992),232-233	
		ADVE, V. S., et al., "Performance Analysis of Mesh Interconnection Networks with Deterministic Routing", <u>Transactions on Parallel and Distributed Systems</u> , (March 1994),225-246	
		BOLDING, KEVIN, "Non-Uniformities Introduced by Virtual Channel Deadlock Prevention", Technical Report 92-07-07, Department of Computer Science and Engineering, FR-35 University of Washington; Seattle, WA 98195, (July 21, 1992).	
		BOLLA, F R., "A Neural Strategy for Optimal Multiplexing of Circuit and Packet- Switched Traffic", <u>Department of Communications</u> , <u>Computer and Systems</u> Science (DIST), University of Genova, 1324-1330	
		BOURA, Y M., et al., "Efficient Fully Adaptive Wormhole Routing in n-dimenstional Meshes", IEEE, (1994),589-596	
1,5,		BUNDY, A., et al., "Turning Eureka Stepsinto Calculations in Automatic Program", UK IT, (IEE Conf. Pub. 316), (1991),221-226	
		CARLILE, BRADLEY R., "Algorithms and Design: The CRAP APP Shared-	-
		Memory System", COMPCON SPRING '93, San Francisco, CA, (February 22, 1993),312-320	

EXAMINER DATE CONSIDERED J/28/D7

Substitute Disclosure Statement Form (PTO-1449)

EXAMINER: Initial if reference considered, Include copy of this form with next communication to applicant, applicant's unique clistion designation number (optional) 2 Applicant is to place a check mark here if English language Translation is stached

PTC/SB08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
tent & Trademerk Office, U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449APTO	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.  Complete if Known			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/643,741		
(Use as many sheets as necessary)	Filing Date	August 18, 2003		
	First Named Inventor	Scott, Steven		
	Group Art Unit	<del>2153</del> 2185		
	Examiner Name	Unknown Arpan Savk		
Sheet 3 of 4	Attorney Docket No: 1	1376.733US1		

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
1		CHIEN, A. A., et al., "Planar-Adaptive Routing: Low-Cost Adaptive Networks for	
$\mathcal{A} \mathcal{L}$		Multiprocessors", Pro. 19th International. Symposium on Computer Architecture,	
19 1/		(May 1992),268-277	
1		DALLY, W. J., et al., "Deadlock-Free Adaptive Routing in Multicomputer	
1		Networks Using Virtual Channels", I.E.E.E. Transactions on Parallel and	
		<u>Distributed Systems, 4(4), (April 1993),466-475</u>	
		DALLY, WILLIAM, et al., "Deadlock-Free Message Routing in Multiprocessor	
1		Interconnection Networks", IEEE Transactions on Computers, C-36, (May	
- 1 1		1987),547-553	
		DALLY, WILLIAM, "Performance Analysis of k-ary n-cube Interconnection	
		Networks", IEEE Transactions on Computers, 39(6), (June 1990),775-785	
		DALLY, W. J., "Virtual Channel Flow Control", Pro. 17th International	
]		Symposium on Computer Architecture, pp. 60-68, May 1990,	
		DUATO, J., "A New Theory of Deadlock-Free Adaptive Routing in Wormhole	
1. 1		Networks", I.E.E.E. Transactions on Parallel and Distributed Systems, 4(12),	
		(Dec 1993),1320-1331	
1.		FAANES, G. J., et al., "DECOUPLED VECTOR ARCHITECTURE", US Patent	
		Application Ser. No. 10/643,586, filed August 18, 2003 (1376.699US1), 47	
		Pages	
		GALLAGER, ROBERT, "Scale Factors for Distributed Routing Algorithm", NTC	
		'77 Conference Record, 2, at 2-1 through 2-5,	
		GHARACHORLOO, KOUROSH, "Two Techniques to Enhance the	I
		Performance of Memory Consistency Models", (1991),	
		GLASS, C. J., et al., "The Turn Model for Adaptive Routing", Pro. 19th	
		International Symposium on Computer architecture, (May 1992),278-287	<u> </u>
		GRAVANO, L, et al., "Adaptive Deadlock- and Livelock-Free Routing with all	
1		Minimal Paths in Torus Networks", IEEE Transactions on Parallel and Distributed	
		Systems, 5(12), (December 1994),1233-1251	<u> </u>
[T		GUPTA, RAJIV, et al., "High speed Synchronization of Processors Using Fuzzy	
		Barriers", International Journakl of Parallel Programming 19 (1990) February,	ŀ
		No. 1, New York, US pp 53-73,	<u> </u>
T		ISHIHATA, HIROAKI, et al., "Architecture of Highly Parallel AP1000 Computer",	
1 1		Scripta Technica, Inc., Systems and Computers in Japan 24, No. 7,,(1993),pp.	
		69-76	
$-1$ / $\top$		JESSHOPE, C. R., et al., "High Performance Communications in Processor	
		Networks", Proc. 16th International Symposium on Computer Architecture, (May	
V		1989),pgs. 150-157	<u> </u>
A		KIRKPATRICK, S., et al., "Optimization by Simulated Annealing", SCIENCE,	
/\ <u>\</u>		May 13, 1993, 220(4599), (May 1983),671-680	1

EXAMINER LA JAMES DISCIONARIO STRUMENT FORM (PTO-1449)

PTO/SB/084(10:01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademan Office; U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO	Under the Paperwork Reduction Act of 1995, no persons are Complete if Known	required to respond to a collection of information unless it contains a valid QMB control number				
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	Application Number 10/643,741				
(Use as many sheets as necessary)	Filing Date	August 18, 2003				
	First Named Inventor	Scott, Steven				
	Group Art Unit	2153 2(85				
	Examiner Name	Unknown Arpa Sava				
Sheet 4 of 4	Attorney Docket No:	1376.733US1				

Examiner Initials*  City (book, magazine, journal, serials, symposium, catalog, etc.), date, pagely, volume-saue number(s), publisher, city and/or country where published.  LINDER, DANIEL H., et al., "AN ADAPTIVE AND FAULT TOLERANT WORMHOLE ROUTING STRATEGY FOR K-ARY N-CUBES", IEEE TRANSACTIONS ON COMPUTERS, 40(1), (1991), pgs. 2-12  LIU, Z., et al., "Grouping Virtual Channels for Deadlock-Free Adaptive Wormhole Routing", PARLE '93 Parallel Parallel Architectures and Languages Europe, 5th International PARLE Conference, Munich, Germanyl, (June 14-17, 1993), 254-265  NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992), pgs. 420-423  O'KEEFE, MATTHEW T., et al., "Stalic Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995), pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER', US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.729US1), 12 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINOCE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1992), pp. 178-186  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE (January 1992), pp. 178-186  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE (Juny 1992), pp. 178-186		OTHER	R DOCUMENTS - NON PATENT LITERATURE DOCUMENTS	
WORMHOLE ROUTING STRATEGY FOR K-ARY N-CUBES", IEEE TRANSACTIONS ON COMPUTERS.40(1), (1991),pgs. 2-12  LUI, Z, et al., "Grouping Virtual Channels for Deadlock-Free Adaptive Wormhole Routing", PARLE '93 Parallel Parallel Architectures and Languages Europe, 5th International PARLE Conference, Munich, Germany, (June 14-17, 1993),254- 265  NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992),pgs. 420-423  O'KEEFE, MATTHEW T., et al., "Static Barrier MiMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE, (Junuary 1982),pp. 41-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE, (Junuary 1982),pp. 41-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE, (Junuary 1982),pp. 41-56  TALIA, D., "Proceedings, Third Workshop on Compilers for Parallel Computers, A			(book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
TRANSACTIONS ON COMPUTERS 40(1), (1991),pgs. 2-12  LUI, Z, et al., "Grouping Virtual Channels for Deadlock-Free Adaptive Wormhole Routing", PARLE '93 Parallel Parallel Architectures and Languages Europe, 5th International PARLE Conference, Munich, Germanyl, (June 14-17, 1993),254-265  NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992),pgs. 420-423  O'KEEFE, MATTHEW T., et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SCOTT, S. L., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE, (July 1992),pp. 1156-1161  WU, MIN-YOU, et al., "Tonk Congestion Control In Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pp. 1156-1161  WU, MIN-YOU, et al., "Tonk Congestion Control In			LINDER, DANIEL H., et al., "AN ADAPTIVE AND FAULT TOLERANT	
LUI, Z., et al., "Grouping Virtual Channels for Deadlock-Free Adaptive Wormhole Routing", PARLE "93 Parallel Parallel Architectures and Languages Europe, 5th International PARLE Conference, Munich, Germany, (June 14-17, 1993),254-265  NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992),pgs. 420-423  O'KEEFE, MATTHEW T., et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376-697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376-700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,585, 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376-724US1), 142 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", LEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "Do and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992, YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for	1// 5 1		WORMHOLE ROUTING STRATEGY FOR K-ARY N-CUBES", <u>IEEE</u>	
Routing", PARLE '93 Parallel Parallel Architectures and Languages Europe, 5th International PARLE Conference, Munich, Germany, (June 14-17, 1993),254-265  NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992),pgs. 420-423  O'KEEFE, MATTHEW T., et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376,697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376,709US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376,724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376,729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE, Moro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "Do and FORALL: Temporal and Spacial Control Structures", Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992, Therformance Evaluation of Multicast Wormhole Routing in 2D-TOUS Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for	<i> </i>	,		
International PARLE Conference, Munich, Germanyl, (June 14-17, 1993),254-265  NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992),pgs. 420-423  O'KEEFE, MATTHEW T., et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE Micro, vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WELLIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "Do and FORALL: Temporal and Spacial Control Structures", Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992.  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for	1		LUI, Z, et al., "Grouping Virtual Channels for Deadlock-Free Adaptive Wormhole	
NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992),pgs. 420-423  O'KEEFE, MATTHEW T., et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M, "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L, "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47–56  TALIA, D, "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "Do and FORALL: Temporal and Spacial Control Structures", Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992.  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			Routing", PARLE '93 Parallel Parallel Architectures and Languages Europe, 5th	
NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992),pgs. 420-423  O'KEEFE, MATTHEW T., et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M, "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L, "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47–56  TALIA, D, "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "Do and FORALL: Temporal and Spacial Control Structures", Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992.  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for		:	International PARLE Conference, Munich, Germanyl, (June 14-17, 1993),254-	
O'KEEFE, MATTHEW T., et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SCOTT, S. L., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "Do and FORALL: Temporal and Spacial Control Structures", Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for		,		
O'KEEFE, MATTHEW T., et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2., (March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SCOTT, S. L., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "Do and FORALL: Temporal and Spacial Control Structures", Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			NUTH, PETER, et al., "The J-Machine Network", IEEE, (1992),pgs. 420-423	
(March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pps. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992.  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for				
(March 25, 1995),pp. 126-132  SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pps. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992.  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			Performance Analysis", Journal of Parallel and Distributed Computing No. 2,	
SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376,697US1), 27 Pages SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376,700US1), 17 Pages SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376,724US1), 144 Pages SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376,729US1), 42 Pages SHUMAY, M, "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177 SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56 TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72 WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161 WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992. YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178 YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			(March 25, 1995),pp. 126-132	
MULTIPROCESSOR SYSTEM", US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47–56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "Do and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992, YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A	
August 18, 2003 (1376.697US1), 27 Pages  SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47-56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for				
SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47–56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992.  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			August 18, 2003 (1376.697US1), 27 Pages	
MULTIPROCESSOR COMPUTER", US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages  SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989), 140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 47–56  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY	
SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992, YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for				
SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992, YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			filed August 18, 2003 (1376.700US1), 17 Pages	
Patent Application Ser. No. 10/643,754, filed August 18, 2003 (1376.724US1), 144 Pages  SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M, "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992, YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", US	
SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1), 42 Pages SHUMAY, M, "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177 SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756 TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72 WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161 WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992, YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178 YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for				
MULTINODE SYSTEM", <u>US Patent Application Ser. No. 10/643758</u> , filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M, "Deadlock-Free Packet Networks", <u>Transputer Research and Applications 2</u> , <u>NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group</u> , (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", <u>IEEE</u> , (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", <u>IEEE Micro</u> , Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", <u>IEEE</u> , (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", <u>Procedings</u> , Third Workshop on Compilers for Parallel Computers, <u>ACPC/TR</u> , July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", <u>IEEE</u> , (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			144 Pages	
MULTINODE SYSTEM", <u>US Patent Application Ser. No. 10/643758</u> , filed August 18, 2003 (1376.729US1), 42 Pages  SHUMAY, M, "Deadlock-Free Packet Networks", <u>Transputer Research and Applications 2</u> , <u>NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group</u> , (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", <u>IEEE</u> , (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", <u>IEEE Micro</u> , Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", <u>IEEE</u> , (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", <u>Procedings</u> , Third Workshop on Compilers for Parallel Computers, <u>ACPC/TR</u> , July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", <u>IEEE</u> , (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A	
18, 2003 (1376.729US1), 42 Pages  SHUMAY, M, "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			MULTINODE SYSTEM", US Patent Application Ser. No. 10/643758, filed August	
SHUMAY, M, "Deadlock-Free Packet Networks", Transputer Research and Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for				
Applications 2, NATUG-2 Proceedings of the Second Conference of the North American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			SHUMAY, M., "Deadlock-Free Packet Networks", Transputer Research and	
American Transputer Users Group, (October 18-19, 1989),140-177  SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for		:	Applications 2, NATUG-2 Proceedings of the Second Conference of the North	
SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer", IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for				
IEEE, (January 1982),pp. 4756  TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			SNYDER, L., "Introduction to the Configurable, Highly Parallel Computer",	
TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer", IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72  WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			IEEE, (January 1982),pp. 4756	
IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72   WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161   WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,   YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178   YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			TALIA, D., "Message-Routing Systems for Transputer-Based Multicomputer",	
WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			IEEE Micro, Vol. 13, No. 3, XP000380340, (June 1993),62-72	
Switched Networks", IEEE, (July 1992),pgs. 1156-1161  WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			WANG, WEILIN, et al., "Trunk Congestion Control in Heterogeneous Circuit	
WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control Structures", Proceedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for				
Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, July 1992,  YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			WU, MIN-YOU, et al., "DO and FORALL: Temporal and Spacial Control	
YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			Structures", Procedings, Third Workshop on Compilers for Parallel Computers,	
YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in 2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for	1   ,		ACPC/TR, July 1992,	
2D-Torus Multicomputers", IEEE, (1992),173-178  YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for			YANG, C. S., et al., "Performance Evaluation of Multicast Wormhole Routing in	
γΑΝΤCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for	W		2D-Torus Multicomputers", IEEE, (1992),173-178	
networks of processors\", IEEE Proceedings, 136, (May 1989),pp. 178-186	1 5		YANTCHEV, J., et al., "Adoptive, low latency, deadlock-free packet routing for	
	Na 11		networks of processors\", IEEE Proceedings, 136, (May 1989),pp. 178-186	

					,		
EXAMINER	Men.	July	DATE CONSIDERED	3	/28	\$/O	Z
· EXAMINER: Initial if refere	nce considered, whether or not di applicant i Applicant's unic	ation is in conformance with MPEP 609	iosure Statement Form (PTO-1449) Draw the Drough eitation if not in conformance and not considered, include copy (1) 2 Applicant is to place a check mark here if English tanguage Translation is attac	of this form ched	with next 6	/ .ommunicatio	n to

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
Patient & Tradement Office: U.S. DEPARTMENT OF COMMERCE

			ENT DOCUMENTS	Filler Date	
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate	
15.	US-2002/0169938A1	11/14/2002	Scott, S. L., et al.	12/14/2001	
1	US-2002/0172199A1	11/21/2002	Scott, S. L., et al.	12/14/2001	
	US-2003/0005380A1	01/02/2003	Nguyen, H. T., et al.	06/29/2001	
	US-2005/0044128A1	02/24/2005	Scott, S. L., et al.	08/18/2003	
	US-2005/0044340A1	02/24/2005	Sheets, K., et al.	08/18/2003	
	US-4,541,046	09/10/1985	Nagashima, S., et al.	03/23/1982	
	US-4,888,679	12/19/1989	Fossum, T., et al.	01/11/1988	
	US-5,068,851	11/26/1991	Bruckert, W., et al.	08/01/1989	
	US-5,197,130	03/23/1993	Chen, S. S., et al.	12/29/1989	
	US-5,418,916	05/23/1995	Hall, B. A., et al.	10/04/1990	
	US-5,430,850	07/04/1995	Papadopoulos, G. M., et al.	07/22/1991	
	US-5,430,884	07/04/1995	Beard, Douglas R., et al.	06/11/1990	
<u> </u>	US-5,446,915	08/29/1995	Pierce, P. R.	05/25/1993	
	US-5,560,029	09/24/1996	Papadopoulos, G. M., et al.	05/31/1994	
	US-5,640,524	06/17/1997	Beard, D. R., et al.	02/28/1995	
1	US-5,649,141	07/15/1997	Yamazaki, T.	06/30/1995	
	US-5,787,494	07/28/1998	Delano, E. R., et al.	09/22/1995	
	US-5,860,146	01/12/1999	Vishin, S., et al.	06/25/1996	
	US-5,897,664	04/27/1999	Nesheim, W. A., et al.	07/01/1996	
	US-6,003,123	12/14/1999	Carter, N. P., et al.	02/10/1998	
	US-6,088,701	07/11/2000	Whaley, K. M., et al.	11/14/1997	
	US-6,101,590	08/08/2000	Hansen, C.	10/10/1995	
	US-6,105,113	08/15/2000	Schimmel, C. F.	08/21/1997	
	US-6,490,671	12/03/2002	Frank, R. L., et al.	05/28/1999	
	US-6,684,305	01/27/2004	Deneau, T. M.	04/24/2001	
	US-6,782,468	08/24/2004	Nakazato, S.	12/13/1999	
	US-6,816,960	11/09/2004	Koyanagi, H.	07/10/2001	
17	US-6,922,766	07/26/2005	Scott, S. L.	09/04/2002	
<del></del>	US-6,925,547	08/02/2005	Scott, S. L., et al.	12/14/2001	
<del>A</del> . >,	US-6,976,155	12/13/2005	Drysdale, T. G., et al.	06/12/2001	

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No '	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
15		"Cray Assembly Language (CAL) for Cray X1™ Systems Reference Manual", Section 2.6, Memory Ordering, http://docs.cray.com/books/S-2314- 51/index.html, (June, 2003), 302 pgs.	
1 5		"ECPE 4504: Computer Organization Lecture 12: Computer Arithmetic", The Bradley Department of Electrical Engineering, (Oct. 17, 2000), 12 pgs.	

EXAMINER

DATE CONSIDERED

Substitute Disclosure Statement Form (PTO-1449)

EXAMINER: Initial if reference considered whether or not distain is in conformance with MPEP 800, from the through citation if not in conformance and not considered, include copy of this form with next/communication to another in the conformance and not considered, include copy of this form with next/communication to another in the conformance and not considered, include copy of this form with next/communication to

, .

PTQ/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031

Substitute for form 1449A/PTO	Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT Use as many sheets as necassary)	Application Number	10/643,741	
	Filing Date	August 18, 2003	
	First Named Inventor	Scott, Steven	
	Group Art Unit	2153 2(85	
	Examiner Name	Unknown Arpan Shuly	
Sheet 2 of 2	Attorney Docket No:	1376.733US1	

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T'
1.5,		ABTS, D, "So Many States, So Little Time: Verifying Memory Coherence in the Cray X1", Parallel and Distributed Processing Symposium, (April 22, 2003), 11-20	
		CARLILE, BRADLEY R., "Algorithms and Design: The CRAY APP Shared-Memory System", COMPCON Spring '93. Digest of Papers., (February 22, 1993), 312-320	
		CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998),193-204	. :
		ERNST, D., et al., "Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay", 30th Annual International Symposium on Computer Architecture (ISCA-2003), (June, 2003), 10 pgs.	
		KONTOTHANASSIS, L., et al., "VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", Proceedings of the ACM ISCA '97, (1997), 157-169	
		PATTERSON, DAVID A., et al., Computer Architecture: A Quantitative Approach, Second Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA,(1996), 39-41	
		PATTERSON, DAVID A., et al., Computer Architecture: A Quantitative Approach, 2nd Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA,(1996), 179-187, 373-384	
V		SCOTT, S., "Synchronization and Communication in the T3E Multiprocessor", ASPLOS, Volume II, (1996),pp. 26-36	
A. 19,	·	WOOD, D. A., et al., "An In-Cache Address Translation Mechanism",  Proceedings of the 13th Annual International Symposium on Computer  Architecture, (1986), 358-365	

EXAMINER MACHINE Disclosure Statement Form (PTO-1449)

Substitute for form 1449A/PTO		Complete if Known	required to respond to a conscion of regulation places in consists a search control of the control regulation
INFORMATION DIS		Application Number	10/643,741
STATEMENT BY A (Use as many sheets as necessary)	PE	Filing Date	August 18, 2003
/.0	80	First Named Inventor	Scott, Steven
/	1 2 2006	Group Art Unit	<del>2153</del> 2/85
JUN 1 2 2000	E	Examiner Name	Unknown Arpen Sark
Sheet 1 of 1	TRADBART	Attorney Docket No: 1	1376.733US1

US PATENT DOCUMENTS				
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate
125	US-5,765,009	06/09/1998	Ishizaka, K.	01/08/1997
19	US-6,308,316	10/23/2001	Hashimoto, S., et al.	01/08/1998

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No '	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
AS.		"Msync - Synchronise Memory with Physical Storage", <u>The Single UNIX �® Specification</u> , Version 2: Msync, The Open Group, http://www.opengroup.org/nlinepubs/007908799/xsh/msync.html, (1997), 3 pgs.	
		COHOON, J., et al., <u>C++ Program Design</u> , 2nd Edition, McGraw-Hill Companies, Inc., (1999), pg. 493	
V		PATTERSON, D. A., et al., <u>Computer Architecture: A Quantitative Approach</u> , 2nd Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, (1996), 699-708	
A.S.		PATTERSON, D. A., et al., "Computer Architecture: A Quantitative Approach, 2nd Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, (1996), 194-197	

**EXAMINER** 

DATE CONSIDERED

Substitute Disclosure Statement Form (PTO-1449)
residered, whigher or not clistion is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this/
applicant applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached